

—  
FIG.









Fig. 3






Fig. 5

BLOCK DIAGRAM




Fig. 6a

PIN CONFIGURATION




Fig. 6b

Demodulation Mechanism

